APPLICATION NOTE

ECO APPLICATIONS ENGINEER

BETSY JONES

AP-415

This application note illustrates the different functions of the Programmable Counter Array (PCA) which are available on the 83CS1FA and 83CS1FB. Included are simplify the use of the PCA. Since all the examples are written in assembly language, it is assumed the reader is familiar with ASMS1. For further information on these exhbook samples of code in typical applications to

PCA OVERVIEW

vides more timing capabilities with less CPU intervention than the standard timer/counters. Its advantages The major new feature on the 83C51FA and 83C51FB is the Programmable Counter Array. The PCA pronclude reduced software overhead and improved accu-

July 1988

PCA TIMER/COUNTER

the PCA. Notice that the PCA timer and modules are all 16-bits. If an external event is associated with a The PCA consists of a dedicated timer/counter which serves as the time base for an array of five compare/ capture modules. Figure I shows a block diagram of module, that function is shared with the corresponding Port I pin. If the module is not using the port pin, the pin can still be used for standard I/O

N. 10

Each of the five modules can be programmed in any Rising and/or Falling Edge Capture Watchdog Timer (Module 4 only) one of the following modes: Pulse Width Modulator. High Speed Output Software Timer products or ASM51 refer to the Embedded Controller Handbook (Vol. 1).


timer and modules.

All of these modes will be discussed later in detail. However, let's first look at how to set up the PCA

timer consisting of registers CH and CL (the high and low bytes of the count values). It is the only timer which can service the PCA. The clock input can be The timer/counter for the PCA is a free-running 16-bit selected from the following four modes:

oscillator frequency ÷ 12 (Mode 0)

oscillator frequency + 4 (Mode 1) external input on P1.2 (Mode 3) Timer 0 overflows (Mode 2)



PCA Cookbook 83C51FA/FB

Figure 1. PCA Timer/Counter and Compare/Capture Modules

2-244

2-245

The table below summarizes the various clock inputs for each mode at two common frequencies. In Mode 0, the clock input is simply a machine cycle count, whereas in Mode 1 the input is clocked three times faster. In Mode 2, Timer 0 word invest are counted allowing for a range of slower inputs to the timer. And finally, if the input is external the P.2A timer counts 1-to-0 transitions with the maximum clock frequency equal to \(''\), a cocaliator frequency.

Table 1. PCA Timer/Counter Inputs

PCA Timer/Counter Mode	Clock	Clock Increments
	12 MHz	16 MHz
Mode 0: fosc / 12	1 µsec	0.75 µsec
Mode 1: fosc / 4	330 nsec	250 nsec
Mode 2*: Timer 0 Overflows		
Timer 0 programmed in:		
8-bit mode	256 µ3ec	192 usec
16-bit mdoe	65 msec	49 msec
8-bit auto-reload	1 to 255 µsec	0.75 to 191 µsec
Mode 3: External Input MAX	263:: 990	050

In Mode 2, the overflow interrupt for Timer 0 does not need to be enabled.

Special Function Register CMOD contains the Count Pulse Select bits (CPSI and CPS0) to specify the PCA timer input. This register also contains the ECF bit which embles an interrupt when the counter overflows. In addition, the user has the option of turning off the FCA timer during lide Mode by setting the Counter Idle bit (CIDL). This can further reduce power consumption by an additional 30%.

CMOD: Counter Mode Register

ECF	000X XX00
CPS0	Reset Value =
CPS	
1	
1	
I	
WDTE	H60
CIDL	Address = 00

NOTE

Not Bit Addressable

The user should write 0s to unimplemented bita. These bits may be used in future MCS-51 products to invoke new features, and in that case the inactive value of the new bit will be 0. When read, these bits must be treated as don't-cares.

Table 2 lists the values for CMOD in the four possible timer modes with and without the overflow interrupt enabled. This list assumes that the PCA will be left running during Idle Mode.

Table 2 CMOD Value

	BBDISA COMO TORRES		
PCA Count Pulse Selected		anne.	
	without interrupt enabled	with interrupt enabled	
internal clock, Fosc/12	н 00	911	
Internal clock, Fosc/ 4	02 H	H 50	
Timer 0 overflow	04H	05 H	
External clock at P1.2	H90	н 20	

ar tijd

AP-41

The COON register shown below contains the Counter Ran bit (CR) which turns the timer on or off. When the PCA titner overflow, the counter Overflow with (CF) gets et. COON also contains the five event flags for the PCA modules. The purpose of these flags will be discussed in the next section.

CCON: Counter Control Register

<u>P</u>	5	ı	CCF4	S-F3	SCF2		8 6	
Address = 0D	Н8(Reset Value =	: 00X0 0000B	

The PCA timer registers (CH and CL) can be read and written to at any time. However, to read the full 16-bit timer value simultaneously requires using one of the PCA modules in the explore mode and loggling a port pin in software. More information on reading the PCA timer is provided in the section on the Capture Mode.

COMPARE/CAPTURE MODULES

Each of the five compare/capture modules has a mode register called CCAPMn (n = 0,1.2.3 or 4) to select which function it will perform. Note the ECCFn bit which enables an interrupt to occur when a module's event flag is set.

CCAPMir: Compare/Capture Mode Register

ł	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn
ddress = 0DAH (n = 0)	DAH (n = 0)				•	Reset Value =	leset Value = X000 0000B
8	DBH (n = 1)						
8	OCH (n=2)						
Б	DDH (n = 3)						
8	DEH (n = 4)						

Table 3 lists the CCAPMn values for each different mode with and without the PCA interrupt enabled; that is, the interrupt is optional for all modes. However, some of the PCA modes require software servicing. For example, the Capture modes need an interrupt so that back-to-back events can be recognized. Also, in most applications the purpose of the Software Timer mode is to generate interrupts in software so it would be usedess not to have the interrupt cambled. The PWM mode, on the other hand, does not require CPU intervention so the interrupt is normally not enabled.

Table 3. Compars/Capture Mode Values

Module Function	CCAPMn Value	Value
	without interrupt enabled	with interrupt enabled
Capture Positive only	20H	21 H
Capture Negative only	10∺	11 H
Capture Pos. or Neg.	30H	31 H
Software Timer	48H	49 H
High Speed Output	4CH	4DH
Watchdog Timer	48 or 4C H	1
Pulse Width Modulator	42 H	43H

It should be mentioned that a particular module can change modes within the program. For example, a module might be used to sample incoming data. Initially it could be set up to capture a falling edge transition. Then the same module can be reconfigured as a software timer to interrupt the CPU at regular intervals and sample the pin. Each module also has a pair of 8-bit compare/capture registers (CCAPnH, CCAPnL) associated with it. These registers are used to store the time when a capture event occurred or when a compare event should occur. Remem-ber, event times are based on the free-running PCA timer (CH and CL). For the PWM mode, the high byte register CCAPnH controls the duty cycle of the waveform.

When an event occurs, a flag in CCON is set for the appropriate module. This register is bit addressable so that event flags can be checked individually.

CCON: Counter Control Register

	5	1	CCF4	CCF3	CCF2	CCF1	CCF0
10 =	Л8 Н				-	Reset Value	- 00X0 0000B
ssat	ale Se						

These five event flags plus the PCA timer overflow flag share an interrupt vector as shown below. These flags are not cleared when the hardware vectors to the PCA interrupt address (0033H) so that the user can determine which event caused the interrupt. This also allows the user to define the priority of servicing each module.



Figure 2. PCA Interrupt

An additional bit was added to the Interrupt Enable (IE) register for the PCA interrupt. Similarly, a high priority bit was added to the Interrupt Priority (IP) register.

	Tolker Comme						
EA	EC	ET2	ES	ET1	EX	ET0	EX0
Address = 0A8H	A8H				_	Reset Value =	= 0000 0000
3it Addressat	eje.						

Interrupt Priority Register

Bit Addressable

	-	PPC	PT2	PS	PT1	PX1	PT0	PX0	
Addre	30 = 88K	188H					Reset Value =	X000 0000	

Remember, each of the six possible sources for the PCA interrupt must be individually enabled as well—in the CCAPMn register for the modules and in the CCON register for the timer.

CAPTURE MODE

ture with the PCA. This allows the PCA flexibility to measure periods, pulse widths, duty cycles, and phase differences on up to five separate inputs. This section Both positive and negative transitions can trigger a capgives examples of all these different applications.

bit value of the PCA timer (CH,CL) is loaded into the capture registers (CCAPOH,CCAPOL). Module 0's event flag is set and an interrupt is flagged. The inter-rupt will then be generated if it has been properly en-Using Module 0 for this example, the signal is input to Figure 3 shows how the PCA handles a capture event. Pl.3. When a transition is detected on that pin, the 16In the interrupt service routine, the 16-bit capture value must be saved in RAM before the next event capture occurs; a subsequent capture will write over the first capture value. Also, since the hardware does not clear the event flag, it must be cleared in software.

clear the event flag takes at least 9 machine cycles. That includes the call to the interrupt routine. At 12 MHz, The time it takes to service this interrupt routine determines the resolution of back-to-back events with the same PCA module. To store two 8-bit registers and this routine would take less than 10 microseconds. However, depending on the frequency and interrupt laency, the resolution will vary with each application

Measuring Pulse Widths

ure 4). The module can be programmed to capture either edge if it is known which edge will occur first. ule must capture both rising and falling edges (see Fig-However, if this is not known, the user can select which edge will trigger the first capture by choosing the prop-To measure the pulse width of a signal, the PCA moder mode for the module.

It's assumed the incoming signal matches the one in ture, a subtraction routine calculates the pulse width in does not have to be completed in the interrupt service Figure 4.) In the interrupt routine the first set of capture values are stored in RAM. After the second capunits of PCA timer ticks. Note that the subtraction ture events will occur within 216 counts of the PCA Listing I shows an example of measuring pulse widths. routine. Also, this example assumes that the two captimer, i.e. rollovers of the PCA timer are not counted.




Figure 4. Measuring Pulse Width





Figure 3. PCA Capture Mode (Module 0)

Listing 1. Messuring Pulse Widths

: RAM locations to store capture values
CAPTURE DAIA 30H
PULSE_WIDTH DAIA 32H
FIAG BIT 20H.0

Measuring the period of a signal with the PCA is similar to measuring the pulse width. The only difference will be the trigger source for the capture mode. In Figure 5, rising edges are captured to calculate the period. The code is identical to Listing 1 except that the capture mode should not be changed in the interrupt rou-



: Initialize PCA timer : Input to timer = 1/12 X Foso

MOV CMOD, #00H PCA_INTERRUPT

PCA_INIT

CRG OOOOH
JMP PCA_IN
ORG OO33H
JMP PCA_IN)
:
FCA_INIT:

MOV CH, #OOH MOV CL, #OOH

; Capture positive edge first

Initialize Module O in capture mode wov CCAPMO, #21H

: for measuring pulse width

; Enable PCA interrupt ; Turn PCA timer on

SETB EC SETB EA SETB CR CLR FLAG

CAPTURE N Time (Cepture N) — Time (Cepture 1) = T= 0 of Samples Frequency = $\frac{N}{T} = \frac{4}{Sample} \text{ Time}$ CAPTURE 1

Figure 6. Messuring Frequency

Main program goes here

; clear test flag

This example assumes Module 0 is the only PCA module being used. If other modules are used, software must check which module's event caused the interrupt.

Change module to now capture falling edges Signify lst capture complete

Save 16-bit capture value

in RAM

MOV CAPTURE, CCAPOL MOV CAPTURE+1, CCAPOH MOV CCAPMO, #11H

FIRST_CAPTURE:

: SECOND_CAPTURE:

SETB FLAG RETI

: Clear Module 0's event flag ; Check if this is the first

CLR CCFO JB FLAG, SECOND_CAPTURE

PCA_INTERRUPT:

capture or second

: Optional -- needed if user wants to : measure next pulse width

: 16-bit result stored in ; two 8-bit RAM locations

MOV A, CCAPOH SUBB A, CAPTURE+1 MOV PULSE_WIDTH+1, A MOV PULSE WIDIH, A PUSH ACC PUSH PSW CLR C MOV A, CCAPOL SUBB A, CAPTURE

iov ccapito, #21H

CLR FLAG POP PSW POP ACC RETI

: 16-bit subtract

Measuring Periods


tine. The result of the subtraction will be the period.

ture and the "Nth" capture equals the sample time T. Listing 2 shows the code for N=10 samples. It's assumed that the sample time is less than 2^{16} counts of

the PCA timer.

Measuring a frequency with the PCA capture mode involves calculating a sample time for a known number of samples. In Figure 6, the time between the first cap-

Measuring Frequencies




Listing 2. Measuring Frequencies

```
Main program goes here
                                                                                                                                                                                                Initialization of PCA timer, Module 0, and interrupt is the
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signify first capture complete
                                                                                                                                                                                                                same as in Listing 1. Also need to initialize the sample
                                                                                                                                                                                                                                                                                                                                                                                                   ; Clear module 0's event flag
                                                                                                                                                                                                                                                                   : N = 10 for this example
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : Reload for next period
                                                                                                                                                                                                                                                                                                                                                                    This code assumes only Module 0 is being used.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 16-bit subtraction
; RAM locations to store capture values
                  30H
32H
34H
20H.0
                                                                                                                                                                                                                                                                 MOV SAMPLE_COUNT, #10D
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    MOV SAMPLE_COUNT, #10D
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   DJNZ SAMPLE_COUNT, EXIT
                                                                                                                                                                                                                                                                                                                                                                                                                 JB FLAG, NEXT_CAPTURE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  MOV CAPTURE, CCAPOL
MOV CAPTURE+1, CCAPOH
                                DATA
DATA
BIT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  MOV PERIOD, A
MOV A, CCAPOH
SUBB A, CAPTURE+1
                                                                                   :
ORG OOOOH
JMP PCA_INIT
ORG OOSSH
JMP PCA_INIERRUPI
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  SUBB A, CAPTURE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   MOV PERIOD+1, A
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    CLR C
MOV A, CCAPOL
                                              SAMPLE_COUNT
                                                                                                                                                                                                                                                                                                                                                                                   PCA_INTERRUPT:
                                                                                                                                                                                                                                                                                                                                                                                                                                               FIRST_CAPTURE:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 NEXT_CAPTURE;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    CLR FLAG
POP PSW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 PUSH ACC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    PUSH PSW
                                                                                                                                                                                PCA INIT:
                                                                                                                                                                                                                                     count.
                                                                FLAG
```

one module is programmed in the capture mode to sample time. An example of a software timer is given quencies, refer to Article Reprint AR-517, "Using the 8051 Microcontroller with Resonant Transducers," in The user may instead want to measure frequency by counting pulses for a known sample time. In this case, count edges (either rising or falling), and a second module is programmed as a software timer to mark the ater. For information on resolution in measuring frethe Embedded Controller Handbook

Measuring Duty Cycles

To measure the duty cycle of an incoming signal, both rising and falling edges need to be captured. Then the duty cycle must be calculated based on three capture values as seen in Figure 7. The same initialization routine is used from the previous example. Only the PCA interrupt service routine is given in Listing 3,



Listing 3. Measuring Duty Cycle

; Initialization for PCA timer, module, and interrupt the same ; as in Listing 1. Capture positive edge first, then either Main program goes here ; Signify first capture complete ; Clear Module O's event flag ; Capture either edge now This code assumes only Module 0 is being used. RAM locations to store capture values 32H 34H 20H.0 20H.1 JB FLAG.1, SECOND_CAPTURE DATA MOV CAPTURE, CCAPOL MOV CAPTURE+1, CCAPOH MOV CCAPMO, #31H RETI ORG 0033H JMP PCA_INTERRUPT PULSE_WIDTH PCA_INTERRUPT: FIRST_CAPTURE: SETB FLAG_1 : ORG 0000H JMP PCA_INIT CLR CCFO FLAG_2 PERIOD PCA_INIT: FLAG_1

Listing 3. Measuring Duty Cycle (Continued)


```
; Optional - reconfigure module to
                                                                                                                                                                                                                                                                                                                                          ; capture positive edges for next; cycle
                                                                                                                                                   ; Signify second capture complete
                                                      : Calculate pulse width
                                                                                                                                                                                                                                 ; Calculate period
                                                                  : 16-bit subtrect
                                                                                                                                                                                                                                               : 16-bit subtract
                                       JB FLAG_2, THIRD_CAPTURE
CLR C
MOV A, CCAPOL
                                                                                                                       SUBB A, CAPTURE+1
                                                                              SUBB A, CAPTURE
MOV PULSE_WIDTH, A
MOV A, CCAPOH
                                                                                                                                                                                                                                                                                                SUBB A, CAPTURE+1
MOV PERIOD+1, A
MOV CCAPMO, #21H
CLR FLAG_1
                                                                                                                                                                                                                                                          SUBB A, CAPTURE
                                                                                                                                                                                                                                 CLR C
MOV A, CCAPOL
                                                                                                                                                                                                                                                                         MOV PERIOD, A
MOV A, CCAPOH
                                                                                                                                                SETB FLAG_2
POP PSW
POP ACC
RETI
SECOND_CAPTURE:
                                                                                                                                                                                                        :
THIRD_CAPTURE:
                                                                                                                                                                                                                                                                                                                                                       CLR FLAG_2
POP PSW
POP ACC
RETI
             PUSH ACC
                            PUSH PSW
```

dix B. Due to its length, it's up to the user whether the divide routine should be completed in the interrupt routine or be called as a subroutine from the main pro-After the third capture, a 16-bit by 16-bit divide routine needs to be executed. This routine is located in Appen-

between two or more signals. For this example, two signals are input to Modules 0 and 1 as seen in Figure 8. Both modules are programmed to capture rising edges only. Listing 4 shows the code needed to measure the difference between these two signals. This code does not assume one signal is leading or lagging the other.

Measuring Phase Differences

Bocause the PCA modules share the same time base, the PCA is useful for measuring the phase difference



Listing 4. Measuring Phase Differences

		nterrupt as as follows:	Module O capture rising edges; Module I seme	Main program goes here) and 1 are being used. ; Determine which module's ; event caused the interrupt	Clear Module 0's event flag Save 16-bit capture value	If capture complete on Module 1, go to calculation Signify capture on Module 0
values 30H 32H 34H 20H.0		ner, and 1 3A modules	: Module 0 capt; Module 1 seme	oes here	Determine ;	; Clear ;	: If cap; : Module : Signif
store capture DAIA DAIA DAIA BIT BIT		on for PCA tin tialize two PC	Hodu ;	Main program goes here	only Modules 0	CAPOL	CCAFOR LATE_PHASE
Name	; ORG COCOH JMP PCA_INIT ORG CO33H	ri. Same initialization for PCA timer, and interrupt as: Same initialization for PCA modules as follows:	MOV CCAPMO, #21H MOV CCAPMI, #21H	3	This code assumes only Modules 0 and 1 are being used. PARTERRIVE: THE COTO. MODULE. JB CCF1. MODULE.1 ; event caused the inte	MODULE 0: CLR CCFO MOV CAPTURE 0, CCAPOL	MOV CAFTURE_U+1, CUAFUH JB FLAG_1, CALCULATE_PHASE SETE FLAG_0

Listing 4. Measuring Phase Differences (Continued)

: Module 0, go to calculation ; Clear Module 1's event flag ; Signify capture on Module 1 have to be completed in the This calculation does not : interrupt service routine ; If capture complete on CLR CCF.1
MOV CAPTURE.1, CCAP1L
MOV CAPTURE.1+1, CCAP1H
JB FLAG.0, CALCULATE.PHASE JB FLAG_O, MODO_LEADING JB FLAG_1, MOD1_LEADING CALCULATE_PHASE: SETB FLAG_1 MODO LEADING: PUSH ACC PUSH PSW WODULE 1: CLR C RETI

 Software Timer mode (1) an interrupt

SUBB A, CAPTURE_0+1

CLR FLAG_0 JMP EXIT

MOV A, CAPTURE_1+1

MOV PHASE, A

MOV A, CAPTURE_1 SUBB A, CAPTURE_0

SUBB A, CAPTURE_1+1

MOV PHASE+1, A

CLR FLAG_1

POP PSW POP ACC

MOV PHASE, A MOV A, CAPTURE_0+1

MOV A, CAPTURE O SUBB A, CAPTURE 1

WOD1_LEADING:

(3) a reset



AP-415

Reading the PCA Timer

Some applications may require that the PCA timer be read instantaneously as a real-time event. Since the timer consists of two 8-bit registers (CH,CL), it would normally take two MOV instructions to read the whole timer. An invalid read could occur if the registers rolled over in the middle of the two MOVs.

In most applications a software timer is used to trigger interrupt routines which must occur at periodic intervals. Figure 9 shows the sequence of events for the Software Timer mode. The user preloads a 16-bit value in a module's compare registers. When a match occurs between this compare value and the PCA timer, an event flag is set and an interrupt is flagged. An interrupt is If necessary, a new 16-bit compare value can be loaded into (CCAPOH, CCAPOL) during the interrupt routine. The user should be aware that the hardware temporarily disables the comparator function while these regisoccur. That is, a write to the low byte (CCAPn0) dis-

SOFTWARE TIMER

port pin. For example, configure Module 0 to capture registers. It's still optional whether the user wants to However, with the capture mode a 16-bit timer value can be loaded into the capture registers by toggling a falling edges and initialize P1.3 to be high. Then when the user wants to read the PCA timer, clear PL3 and the full 16-bit timer value will be saved in the capture generate an interrupt with the capture.

ters are being updated so that an invalid match will not ables the comparator while a write to the high byte (CCAPOH) re-enables the comparator For this reason, user software must write to CCAPOL first, then CCAPOH. The user may also want to hold off any interrupts from occurring while these registers are being updated. This can easily be done by clearing the EA bit. See the code example in Listing 5.

then generated if it has been enabled.

COMPARE MODE

compare registers. The comparison occurs three times pared with a 16-bit value pre-loaded in the module's per machine cycle in order to recognize the fastest possible clock input, i.e. 1/4 x oscillator frequency. When In this mode, the 16-bit value of the PCA timer is comthere is a match, one of three events can happen:

- (2) toggle of a port pin -- High Speed Output mode
 - -- Watchdog Timer mode.

Examples of each compare mode will follow.




Figure 9. Software Timer Mode (Module 0)

Listing 5. Software Timer

```
Main program goes here
                                                                                                                                                                                                                                                                                                        ; Module 0 in Software Timer mode
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Clear Module 0's event flag
                                                                                                                                                                                                                                                                                                                           ; Write to low byte first
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  Next match will occur
                                                                                                                                                                                                                                                                                                                                                                           ; Enable PCA interrupt
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Hold off interrupts
Generate an interrupt in software every 20 msec
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     20,000 counts later
                                                                                                  Calculate reload value for compare registers:
                                                                                                                                                                                                                                                                                                                                                                                                            : Turn on PCA timer
                                                                                                                                                                                                                                                                                       ; Initialize PCA timer same as in Listing 1
                                                Frequency = 12 MHz
PCA clock input = 1/12 x Fosc → 1 µsec
                                                                                                                                   ----- = 20,000 counts
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    16-Bit Add
                                                                                                                                                                                                                                                                                                        MOV CCAPMO, #49H
MOV CCAPOL, #LOW(20000)
                                                                                                                                                                                                                                                                                                                                         MOV CCAPOH, #HIGH (20000
                                                                                                                                                    l µsec/count
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               CLR EA
MOV A, #LOW(2000)
ADD A, CCAPOL
MOV CCAPOL, A
MOV A, #HIGH(20000)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Continue with routine
                                                                                                                    20 msec
                                                                                                                                                                                                                    ORG 0033H
JMP PCA_INTERRUPT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ADDC A, CCAPOH
IOV CCAPOH, A
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                PCA_INTERRUPT:
                                                                                                                                                                                     ORG OOOOH
JMP PCA_INIT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                PUSH ACC
PUSH PSW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 CLR CCFO
                                                                                                                                                                                                                                                                                                                                                                           SETB EC
SETB EA
SETB CR
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        POP PSW
POP ACC
RETI
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        SETB EA
                                                                                                                                                                                                                                                                      PCA_INIT:
```

AP-415

HIGH SPEED OUTPUT

loaded value in the compare registers (see Figure 10). The HSO mode is more accurate than toggling pins in software because the toggle occurs before branching to an interrupt, i.e. interrupt latency will not effect the accuracy of the output. In fact, the interrupt is optional. Only if the user wants to change the time for the next toggle is it necessary to update the compare registers. Otherwise, the next toggle will occur when the PCA timer rolls over and matches The High Speed Output (HSO) mode toggles a port pin when a match occurs between the PCA timer and the prethe last compare value. Examples of both are shown.




Figure 10. High Speed Output Mode (Module 0)


Without any CPU intervention, the fastest waveform the PCA can generate with the HSO mode is a 30.5 Hz signal at 16 MHz. Refer to Listing 6. By changing the PCA clock input, slower waveforms can also be generated.

Listing 6. High Speed Output (Without Interrupt)

```
; Maximum output with HSO mode without interrupts = 30.5 Hz signal
                                                                                                                             HSO mode without interrupt enabled
                                                                                                                                                           Pl.3 will toggie every 216 counts
                                                                                                                                                Write to low byte first
                                         PCA clook input = 1/4 x Fosc -> 250 nsec
                                                                                                                                                                                                                    Turn on PCA timer
                                                                                                                                                                                                    Period = 30.5 Hz
                                                                                                                                                                                     or 16.4 msec
                       = 16 MHz
                                                                                                                MOV CH, #OOH
MOV CCAPMO, #4CH
MOV CCAPOL, #OFFH
MOV CCAPOH, #OFFH
                                                                                  MOV CMOD, #02H
                                                                                                 CL. #00H
                                Frequency
                                                                                                                                                                                                                        SETB CR
                                                                                                 MOV
```

for this next example, the PCA interrupt is used to change the compare value for each toggle. This way a sanable Requency output can be generated. I form, "slows an output of 1 KHz at 16 Mhz.


Listing 7. High Speed Output (With Interrupt)



AP-415

Another option with the HSO mode is to generate a single pulse. Lixting 8 shows the code for an output with a pulse width of 20 µsec. As in the previous example, the PCA interrupt will be used to change the time for the toggle. The first toggle will occur at time ""." After 80 counts of the PCA timer, 20 µsec will have expired, and the next toggle. will occur. Then the HSO mode will be disabled.

Listing 8. High Speed Output (Single Pulse)



WATCHDOG TIMER

An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems which are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module this module can still be used for other modes if the which can be programmed as a watchdog. However, watchdog is not needed.

ue is compared to the PCA timer value. If a match is Figure 11 shows a diagram of how the watchdog works. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit valallowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

In order to hold off the reset, the user has three options: (1) periodically change the compare value so it will

(2) periodically change the PCA timer value so it will

never match the PCA timer.

(3) disable the watchdog by clearing the WDTE bit before a match occurs and then re-enable it. never match the compare value, or

The first two options are more reliable because the watchdog timer is never disabled as in option #3. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. The second opion is also not recommended if other PCA modules are being used. Remember, the PCA timer is the time base for all modules, changing the time base for other modules would not be a good idea. Thus, in most applications the first solution is the best option.

(CCAP4H,CCAP4L) to keep a match from occurring with the PCA timer (CH,CL). This code is given in the Listing 9 shows the code for initializing the warchdog timer. Module 4 can be configured in either compare mode, and the WDTE bit in CMOD must also be set. The user's software then must periodically change This routine should not be part of an interrupt service WATCHDOG routine.

routine. Why? Because if the program counter goes astray and gets stuck in an infinite loop, interrupts will still be serviced and the watchdog will keep getting reset. Thus, the purpose of the watchdog would be defeated. Instead call this subroutine from the main program within 216 count of the PCA timer.




Figure 11. Watchdog Timer Mode (Module 4)

Listing 9. Watchdog Timer

; Module 4 in compare mode	mile to low byte first; Before PCA timer counts up to; FFF Hex, these compare values . must he changed	Set the WDIE bit to enable the watchdog timer without changing the other bits in CWOD	Main program goes here, but CALL WAICHDOG periodically.	ATCHDOG: CLR LA : Hold off interrunts	: Next compare value is within ; 255 counts of the current PCA	; timer value
INIT_WATCHDOG: MOV CCAPM4, #4CH	MOV CCAP4H, #OFFH	ORL CMOD, #40H	. Main program goes here.	ATCHDOG: CLR EA	MOV CCAP4L, #00 MOV CCAP4H, CH	SETB EA

PULSE WIDTH MODULATOR

The PCA can generate 8-bit PWMs by comparing the low byte of the PCA timer (CL) with the low byte of < CCAPnL the output is low. compare registers (CCAPnL). CL > CCAPnL the output is high. To control the duty cycle of the output, the user actually loads a value into the high byte CCA PnH (see Figure 12). Since a write to this register is asynchronous, a new value is not shifted into CCAPnL for comparison until

the next period of the output: that is, when CL rolls free" writes to CCAPnH when the duty cycle of the over from 255 to 00. This mechanism provides "glitchoutput is changed.

duty cycle can be obtained by writing to the port pin directly with the CLR bit instruction. To calculate the CCAPnH value for a given duty cycle, use the follow-CCAPhH can contain any integer from 0 to 255, but Figure 13 shows a few common duty cycles and the corresponding values for CCAPhH. Note that a 0% ing equation:

CCAPnH = 256 (1 - Duty Cycle)

where CCAPnH is an 8-bit integer and Duty Cycle is expressed as a fraction.




Figure 12. PWM Mode (Module 0)




Figure 13. CCAPnH Varies Duty Cycle

	Table 4. PWM Frequencies.	
PCA Timer Mode	PWM Fr	PWM Frequency
	12 MHz	16 MHz
1/12 Osc. Frequency	3.9 KHz	5.2 KHz
1/4 Osc. Frequency	11.8 KHz	15.6 KHz
Timer 0 Overflow:		
8-bit	15.5 Hz	20.3 Hz
16-bit	0.06 Hz	0.08 Hz
8-bit Auto-Reload	3.9 KHz to 15.3 Hz	5.2 KHz to 20.3 Hz
External Input (Max)	5.9 KHz	7.8 KHz

ij

AP-415

Listing 10. PWM

; Clock input = 250 msec at 16 MHz; Frequency of output = 15.6 KHz	; Module O in PWM mode	; 50 percent duty cycle	; Turn on PCA timer
INIT-FWM: MOV CMOD, #02H MOV CL, #00H	MOV CCAPMO, #42H	MOV CCAPOH, #128D	SETB CR

which of the four inputs is chosen for the PCA timer. The maximum frequency is 156 KHz at 16 MHz. Refer to Table 4 for a summary of the different PWM frequencies possible with the PCA. The frequency of the PWM output will depend on

head!). To create a PWM output on the 8051 requires a hardware timer plus software overhead to toggle the port pin. The advantage of the PCA is obvious, not to is needed to generate the PWM (i.e no software overmention it can support up to 5 PWM outputs with just Listing 10 shows how to initialize Module 0 for a PWM signal at 50% duty cycle. Notice that no PCA interrupt one chip.

CONCLUSION

ferences between signals or generate PWMs. In a sense, the PCA provides the user with five more timer/counters in addition to Timers 0, 1 and 2 on the This list of examples with the PCA is by no means exhaustive. However, the advantages of the PCA can the PCA can provide better resolution than Timers 0, 1 and 2 because the PCA clock rate can be three times faster. The PCA can also perform many tasks that these hardware timers can not, i.e. measure phase difeasily be seen from the given applications. For example,

Appendix A includes test routines for all the software examples in this application note. The divide routine for calculating duty eyels is in Appendix B. And finally, Appendix C is a table of the Special Function Registers for the 8XC51FA/FB with the new or modified registers boldfaced.

8XC51FA/FB.

APPENDIX A TEST ROUTINES

```
270609-16
                                                                                                                                                                                                                                                                                                                                     : Capture positive edge first on P1.3
                                                                                                                                                                                                                                                                      ; Input to PCA timer = 1/12 x Fosc
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        : Clear module o's event flag
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     : Wall for PCA Interrupt
                                                                                                                                                                                                                                                                                                                                                                                                   ; Enable PCA interrupt
                                                                                                                                                                                                                                                                                                                                                                                                                            Turn PCA timer on
Clear lest flag
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     This code assumes Module 0 is the only module being used. If other PCA module's are being used, softwere must check which module's event fing caused the interrupt.
Listing 1s - Messuring Pulse Widths
                                                                                                                              ž ž ž
                                                                                                                                                                                                                                                                                                                                                                                                                                                                            Test program only
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          PCA_MTERRUPT;
CLR CCP0
JB FLAQ, SECOND_CAPTURE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                FIRST_CAPTURE:
MOV CAPTURE, CCAPOL
MOV CAPTURE+1, CCAPOH
                                                                                                                                                                                                                                                                                                                    Inklatize Module 0 in capture mode
MOV CCAPIED, #21H
                                                                                                                            DATA
DATA
BIT
                                                                                                                                                                                                                                                  Initialize PCA timer
(_NIT: MOV CHOO), e00H
MOV CH, e00
MOV CL, e00
                                                                                                                                                                                                                                                                                                                                                         MOV CCAPOR, 608
MOV CCAPOL, 608
                                                                                                                                                                                                                                                                                                                                                                                               SETS EC
SETS EA
SETS CR
CLR FLAG
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     JMP WAIT
                     Enomod51
Enosymbole
Enollist
Sinclude (reg252.pdf)
Silest
                                                                                                                                                                                                                 ORG 0033H
JAPP PCA_INTERRUPT
                                                                                                                          CAPTURE
PULSE WIDTH
FLAG
                                                                                                Variables
                                                                                                                                                                             ONG DODOH
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     WAIT
```

inte

ም

AP-415

270609-19

CLR FLAG POP PSW POP ACC RETI

E.

; Signify linst capture complete AP-415 SETS FLA

RETI

SECOND_CAPTURE:
PUSS FAC

PUSS FSW
CALR
SUBBRACOUTURE
WON'A COLOUP
SUBBRACOUTURE
WON'A COLOUP
GLR P.

; 16-Bit subtraction

AP-415

; Signify that capture complete

FIRST_CAPTURE:
MOY CAPTURE, CCAPOL
MOY CAPTURE-1, CCAPOH
SETB FLAG
RETI

270809-21

Reload for next capture

MOV SAMPLE_COUNT, #10D CLR FLAG POP PSW POP ACC RETI

ğ.. 6

; 16-Bit subtraction

CLR C MOV A, CCAPOL SUBB A, CAPTURE MOV PERIOD, A MOV A, CCAPOH SUBB A, CAPTURE-1 MOV PERIOD-1, A

IE: DJNZ SAMPLE_COUNT, EXIT PUSH ACC PUSH PSW

NEXT CAPTURE:

<u>a</u>		AP-415	
	Listing 3 Measuring Duty Cycle		
\$nomod\$1			
Snosymbols			
Sinclude (reg252.pdf) Slist	(a)		
3			
CAPTURE PULSE WIDTH	DATA 30	23. 23.	
PERIOD			
FLAG_1 FLAG_2	F18	204.0	
ORG 0000H			
ORG 0033H	<u> </u>		
initialize PCA timer PCA_INIT: MOV CH, DO MOV CH, BO MOV CL, 60	P PCA timer MOV CANDD, #00H MOV CH, #00 MOV CL, #00	; input to PCA timer a 1/12 x Fosc	
inNialize Mov	Initialize Module 0 in capture mode MOV CCAPMO, #21H	; Capture positive edge tiret on P1,3	_
ON N	MOV CCAPOH, 800 MOV CCAPOL, 800		
	CLR FLAG_1	; Chaer test Raga	
. SET	SETB EC	: Enable PCA interrupt	
5 65		; Turn PCA timer on	
	Test program only	***************************************	_
WAIT: JMP & JMP W	JMP \$ JMP WAIT	; Wall for PCA Interrupt	
This code as	This code assumes Module 0 is the only PCA module being used.	PCA module being used.	
PCA_INTERRUPT: CLR JB FI	PCA_INTERRUPT: CLR COP6 JB FLAG_1, SECOND_CAPTURE	; Chear module 0's event flag	
			270609-22

inte

AP-415

; Signify second capture complete Signify first capture complete Capture either edge now Calculets putse width 16-bit subtract : Calculate period : 16-bit subtrect SECOND_CAPTURE:
PUSH ACC
PUSH PSW
JB FLAG_2 THIRD_CAPTURE FIRST_CAPTURE;
MOV CAPTURE; CCAPUL
MOV CAPTURE;; CCAPOH
SETB ELAG; 1
MOV CCAPM, d21H
RETI THIRD_CAPTURE:
CLER
CLER
CLER
CLER
CLER
CAPTUR
CAPT SETB FLAG_2 POP PSW POP ACC RETI

270609-23

..9

Step Step				
DATA 35H DAT	nomods 1 nosymbols nolisi irclude (reg252.pdf) isi			
DATA 30H	Variablee			•
BIT 2010	APTURE_1 APTURE_1 HASE			
NY ERRUPT MOY CHAND ADM MOY CH, BOD MOY CACAPUT, BOTH MOY CACAPUT, BOD MOY B, BOTH MOY CACAPUT, BOD MOY C	AG_1			
MERRUPT MOY CAL time MOY CAL, MOY MOY CAL, MOS MIR Modules 0.8 in capture mode MOY CALPOL, MOS MOY FILAGE MOY FILAGE MOY FILAGE CLR FLAQ. MOY FILAGE CLR FLAQ. MOY FILAGE CLR FLAQ. MOY FILAGE MO	RG 0000H			
alica PCA times a VITA times a VITA in the Mode and Mode	RG 0033H AP PCA_INTERRUPT			
Capture positive adges on P1.3 Capture positive adges on P1.4 Used for test program only Chert test fags Evable PCA interrupt Turn PCA timer on	2	Mer 1000, #00H 1, #00	; Input to PCA timer = 1/12 x Foec	_
# Chart test floating Confidence on P.1.4 # Chart test program only # Chart test flags Chart test flags Chart test flags Chart test flags Chart test flags	initialize Moduli	ss 0 & 1 in capture mode :APMD, #21H	; Capture poeitive adges on P1.3	
# Chapture positive origins on P1.4 # Chart for test program only	MOV SC	APOH, 800 APOL, 800		
Chart test flags Chart test flags Enable PCA timer on Turn PCA timer on	90 AOM	APM), 621H AP1H, 800 AP1L, 800	: Capture positive adges on P1.4	_
: Clear test flags : Enable PCA interrupt : Turn PCA times on	MOV RO.	H-00.	: Used for test program only	
; Enable PCA Interrupt ; Turn PCA timer on	CLRFL	0.0	; Clear lest flags	
; Turn PCA timer on	SETB EC		; Enable PCA interrupt	
	SETBCR	_	; Turn PCA timer on	

270609-25

CLR CCF1

MOV CAPTURE: 1, CCAPIL

MOVING THE COMPINE OF THE CAPILL OF THE CAPI

: This calculation does not have to ; be completed in the interrupt ; service routine

JB FLAG_0, MODO_LEADING

CALCULATE_PHASE:
PUSH ACC
PUSH PSW
CLR C

il Capture is complete on Module 1, go to calculation ; Signify capture complete on ; Module 0

; Determina which module's event ; caused the interrupt

This code assumes only Modules 0 and 1 ere being used.

; PCA_INTERRUPT: JB CCF0, MODULE_0 JB CCF1, MODULE_1

MODULE 0:

; Clear Module 0's event flag

CLR CCFO MOV CAPTURE_0, CCAPOL MOV CAPTURE_0+1, CCAPOH JB FLAG_1, CALCULATE_PHASE

SETB FLAG_0 RETI

NODULE_1:

AP-415

; These two waveforms are input to ; P1.3 and P1.4

CPL P1.5 CALL DELAY1 RET CPL P1.6 CALL DELAYT RET

DJNZ RO, \$ DJNZ R1, \$

DELAY: DELAY2:

Generate two waveforms with known phase difference

Test progrem only

CALL TOG1 CALL DELAY2 CALL TOG2 JMP MAIN

1001 T0G2:

270609-26 : 16-bit subtraction . 16-bit subtraction JB FLAG_I, WODI_L
WODD_LEADING:
WOVA, CAPTURE_1
SUBB A, CAPTURE_2
SUBB, A, CAPTURE_2
SUBB, A, CAPTURE_2
SUBB, A, CAPTURE_2
GUR FLAG
CAPTURE_2
GUR FLAG
GUR F MODI_LEADING:
MOVA_CAPTURE_0
SUBB A, CAPTURE_1
MOV PARSE, A
MOVA_CAPTURE_0+1
SUBB A, CAPTURE_0+1
SUBB A, CAPTURE_0+1
CAPTURE_0+1
SUBB A, CAPTURE_0+1
CAPTURE_0+1
SUBB A, CAPTURE_0+1
SUBB A, CAPTURE_0+1
SUBB A, CAPTURE_0+1 POP PSW POP ACC RETI E.

Software Timer mode with interrupt Write to low byte first ; Input to PCA timer = 1:12 x Fosc Software Timer mode which interrupts every 20 maec with Fosc $\simeq 12~\mathrm{MHz}$; Wall for PCA interrupt ; Enable PCA interrupt Turn PCA timer on Listing 5. Software Timer MOV CCAPNO, #49H MOV CCAPOL, #LOW(20000) MOV CCAPOH, #HIGH(20000) Initialize PCA timer
PCA_INIT MOV CMOD, #00H
MOV CH, #00
MOV CL, #09 Test program only JMP WAIT SETB EA SETB EA SETB CA ORG DOOCH
JMP PCA_INIT
ORG D033H
JMP PCA_INTERRUPT Sinclude (reg252.pdf) Silst \$nomod51 \$nosymbols \$nolst WAIT

This code assumes Module 0 is the only module being used. If other PCA module's are being used, software must check which module's event flag caused the interrupt. POA, INTERRUPT:

CIR CCP6

CIR CCP6

CIR CCP6

CIR CCP6

CIR CCP6

CIR CCP6

AND A CCCAPPA

AND

Clear module 0's event liag

Hold off interrupts ; 16-bit add ; Next match will occur 20,000 ; counts later

270809-27

ŝ

1

sections regassipals

16b · · · 45 10d · · .

240 ROOM 24P PGA INT

Listing 7. High Speed Output (with interrupts) Initialize PCA timer
PCA_INIT: MOV CIMOD, 802H
MOV CH, 800
MOV CL, 800 Test program only JAP S JAP WAIT SETB EC SETB EA SETB CR Snowod5 i Snosymbols Snollet Sinclude (reg252.pdf) Slist ORG 0033H JMP PCA_INTERRUPT ORG DODGH JMP PCA_INIT WAIT 270609-28 HSO Mode without interrupt enabled White to two byte tiles Pr.1.3 will toggle every 65,356 counts or 164 meca i Fosc ≈ 16 MHz Period ≈ 30.5 Hz Turn PCA timer on +30 mode without PCA interrupt. Maximum frequency output = 30.5 Hz $_{\rm M}$ Fcsc = 15 MHz. input to PCA timer = 1:4 x Fosc Listing 6. High Speed Dutput (without interrupt) MOV CCAPMO, #4CH MOV CCAPOL, #0FFH MOV CCAPOH, #0FFH Ontrafize PCA timer
CA TIT MOV CMOD, #02H
MOV CH, #00
MOV CL, #00 SET8 CR

END

Ĭ Ĭ

AP-415

270809-29 HSO mode with variable frequency. This example outputs a 1KHz signal with Foac $\approx 16\,\text{MHz}$ MOV CCAPMD, #4DH ; HSO mode with interrupt enabled MOV CCAPUL, #120W(1000) ; t.e. 1000 arbitrary CLR Pt.3. ; Input to PCA Ilmer = 1/4 x Fosc ; Clear module 0's event flag This code assumes Module 0 is the only module being used. If other PCA module's are being used, software must check which module's event fing caused the Interrupt. Hold off interrupts 16-bit add 2000 counts isser P1.3 will toggle ; Wait for PCA Interrupt ; Enable PCA Interrupt : Turn PCA timer on SETB EA POP PSW POP ACC RETI .. Q

270609-30

. . .

270809-32

옮

intel

AP-415

270609-33 Module 4 in compare mode
Write to low byts first
Bedore PCA litter counts up to FFFF Hex,
these compare values must be changed
Set the WDTE bit to enable watchdog limer Check that watchdog never causes a reset ; Input to PCA timer = 1/12 x Fosc Hold off Interrupte
Heat compare velue is within
255 counts of the current PCA
three value ; Delay for approx. 60 meec Turn PCA timer on Test program only Listing 9. Watchdog Timer MOV CCAPMA, #4CH MOV CCAP4L, #0FFH MOV CCAP4H, #0FFH CLR EA MOV CCAP4L, 600H MOV CCAP4H, CH SETB EA RET DJNZ RO, \$ DJNZ RT, MAIN CALL WATCHDOG JMP START Initialize PCA timer
INIT: MOV CMOD, 900H
MOV CH, 900
MOV CL, 900 ORL CMOD, #40H MOV R1, 6120D MOV R0, 60FFH SETB CR \$nomod51 \$nosymbots \$nolist \$include (reg252.pdf) ORG DOODH JMP PCA_INIT WATCHDOG: PCA INIT: START: MAIN: .. **2**

270609-34 PWM mode -- Maximum frequency output = 15.6 KHz with Fosc = 16 Mhz. Input to PCA timer = 1/4 x Fosc At 16 MHz, frequency = 15.6 KHz PWM Mode Write to low byte first 50 percent duty cycle Turn PCA timer on Listing 10. Pulse Width Modulator MOV CCAPND, 942H MOV CCAPOL, 900H MOV CCAPOH, 9128D SETB CR Initialize PCA timer
LINIT: MOV CNOD, 802H
MOV CH, 800
MOV CL, 800 Sinclude (reg252.pdf) Slist ORG BOOCH JMP PCA_INIT Snomod51 Snosymbols Snollst PCA INT: .. Q

APPENDIX B
Duty Cycle Calculation

AP-415

SHORT_DIVISION SEGMENT CODE SDEBUG

EXTRN DATA(PULSE_WIDTH, PERIOD, DUTY_CYCLE)
PUBLIC DUTY_CYCLE_CALCULATION

RSEG SHORT OIVISION

DUTY_CYCLE_CALCULATION

CALCULATES DUTY_CYCLE = PULSE_WIDTH / PERIOD

imputs to this motitine are 16-bit pulse width and period measurements of a rectinguistic working and when the output is a bett BCD musher representing the day cycle of this waveform. The lose 8 bits of the result are returned in DUTY_CYCLE. The 8 bits is the earth of an 69 period is better of an 69 period. The first of the cycle is better of and 69 period, the curry bit is of and DUTY_CYCLE orbital in the level 800 digits expressenting the day cycle as a percent if the day cycle is 100 percent, the carry bit is 1 and DUTY_CYCLE constitution.

INPUTS: PULSE WIDTH 2 bytes in externally defined DATA (flow byte at PULSE_WIDTH, high byte at PULSE_WIDTH+1) PERIOD 2 bytes in externally defined DATA (low byte at PERIOD, high byte at PERIOD+1)

OUTPUT: DUTY_CYCLE 1 byte in externally defined DATA

VARIABLES AND REGISTERS MODIFIED:

PULSE_WIOTH, DUTY_CYCLE ACC, B, PSW, R2, R3

ERROR EXIT: Ext with DV = 1 indicates PULSE_WIDTH > PERIOD.

DUTY_CYCLE_CALCULATION:
MOV A, DERIOD+1
CLME A, PULSE_WIDTH+1, NOT_EQUAL
MOV A, PERIOD
CLME A, PULSE_WIOTH, NOT_EQUAL

· · · > · · · · · · · · · · · ·

270609-35

EDUAL
SEFB C
MOY DUTY_CYCLE.#0
CLR OV
RET

NOT EQUAL: JNC CONTINUE SETB OV RET

AP-415

PULSE_WIDTH,A

A,PULSE_WIDTH

CONTINUE: MOV R2.48 MOV DUTY_CYCLE,#0 MOV R3.40

VILSE_WIDTH+1,A

COMPARE: MOV CJNE MOV MOV CJNE

4 DONE

270609-37

270609-36

DUTY_CYCLE,A ACC.0,LOOP_CONTROL

A,PULSE_WIDTH A,PERIOO PULSE_WIDTHA A,PULSE_WIDTH+1 A,PERIOD+1

BUILD DUTY-CYCLE.

MOV A,DUTY-CYCLE A

MOV A,DUTY-CYCLE

MOV A,DUTY-

APPLICATION

<u>न</u>

APPENDIX C

A man of the Special Function Register (SFR) space is shown in Table A1. Those registers which are new or have new bits added for the 83CS1FA and 83CS1FB have been boldfaced.

Note that not all of the addresses are occupied. Unoccupied addresses are not implemented on the chip.

Read accesses to these addresses will in general return

family products to invoke new features. In that case the reset or inactive values of the new bits will always be 0, and their active values will be 1. mented locations, since they may be used in future 8051

random data, and write accesses will have no effect.

User software should not write Is to these unimple-

	4	F7	FI	E7	DF	D3	.	C2	ВF	87	AF	A7	H6	97	8₽	87
																. NOOd.
After Reset	CCAP4H XXXXXXX		CCAP4L XXXXXXX		CCAPM4 X0000000											
Table A1. Special Function Register Memory Map and Values After Reset	CH CCAP9H CCAP2H CCAP3H CCAP3H CCAP4H 00000000 XXXXXXXXX XXXXXXXXXXXXXXXXXX		CCAPOL CCAP1L CCAP2L CCAP3L CCAP4L		CCAPM3 X0000000		TH2 00000000								. TH1 00000000	
Memory Map	CCAP2H XXXXXXX		CCAP2L		CCAPM2 X0000000		TL2 00000000								. TH0	
on Register	CCAP1H		CCAP1L		CCAPM1 X0000000		RCAP2H 000000000								. TL1 00000000	100.
pecial Functi	CCAPOH		CCAPOL		CCAPM0 X0000000		RCAP2L 000000000								. TL0	٥
Table A1. S	CH 00000000		00000000 CT		CMOD 00XXX000		T2CON T2MOD 000000000 XXXXXXX0		SADEN 00000000		SADDR 00000000		* SCON * SBUF		. TMOD	dy.
		• B 00000000		E0 • ACC 00000000	CCON 00X00000	000000000			. IP X0000000	11111111	A8 • 1E 00000000	A0 • P2	000000000	. P1	. TCON	. Po
	F8	S.	E9	E0	8	8	8	8	88	8	84 8	A0	86	96	88	8

September 1988

Small DC Motor Control

JAFAR MODARES
ECO APPLICATIONS

Found in the 8051 core (See 8051 Hardware Description in the Embedded Controller Handbook for explanations of these SFRs).